This paper presents a delta-sigma control loop for a buckboost dc-dc converter with fractional gains. The charge pump used to convert the input voltage acts as a D/A converter in the loop, and its output ripple is frequency shaped by the loop, which also provides the pulse frequency modulation needed for the conversion. Simulation results show that the delta-sigma loop results in spreading the tones in the frequency domain. A suppression of up to 50dB is observed in the 0-2OkHz range.
INTRODUCTION
Burst mode and pulse frequency modulation control techniques suffer from tones in the frequency domain. The tones are hard to filter, as their frequencies are hard to determine. As a result, the circuits that use the regulated voltage are susceptible to noise in the region of operation. Furthermore, these tones can mix with unwanted signals outside the band of interest and modulate into the desired signal band.
A system is presented which spreads the tones using a delta-sigma control loop around the burst mode or pulse frequency based regulator. For implementation, 'we have applied the new control loop architecture to an existing buck-boost fractional gain regulator designed at National Semiconductor Corp. [l].
FRACTIONAL CHARGE PUMP

ARCHITECTURE
Fractional gains can be realized by connecting external capacitors to an on-chip switch array, as shown in Fig. 1 [21. The switch array is configurable to 7 different gains (G): 112, 213, 314, 1, 413, 312, and 2. Each gain is implemented in 2 phases of a lMHz clock. For example, Fig. 2 shows the switches that are used lo implement G=213. To guarantee that current does not flow into the battery (which may result in damage to it) we have to ensure that G>VREJV,, where VREC = desired output voltage and Vw = unregulated battery voltage. And to maximize efficiency, G must be as close to V , a w as possible. The gain that satisfies these conditions is defined to be the minimum gain, GMm. 
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When the pump provides the gain GMIN, the largest current that it can deliver to the load is approximately
where Rou, is the equivalent output impedance of the switch array. Each gain configuration has a unique Row,, which is a function of switching frequency, capacitor size and the switch impedances. Selecting a gain larger than G,, increases IMm. By increasing the gain only when needed, power is delivered to the load more efficiently.
The diagram example in Fig. 3 shows the minimum gain regions versus VIN for V,, = 3.3V. 
CHARGE PUMP MODEL
The LM3352 is a dual phase charge pump, with every second phase being a rest phase. One can model the charge pump by writing charge conservation equations. The modeling can be explained using the gain of 2/3 (Fig.  2) . The corresponding steady state output voltage for this gain setting is shown in Fig. 5 . 
CONTROL SYSTEM ARCHITECTURE
The system consists of an integrator and a 4-bit flash A/D converter with the charge pump (boxed region) as the D/A converter, as shown in Fig. 8 . The 3 MSBs select one of the 7 gain levels and the LSB controls the pump or skip cycle of the charge pump.LThe error between the desired voltage and the output voltage is integrated, and is fed into the 4-bit flash ADC. As the output voltage approaches the desired voltage, the error.:signal decreases, reducing the input to the A/D. This causes a smaller gain to be chosen until we are forced to use the minimum gain. 
SYSTEM SIMULATION
The original regulator and the proposed architecture have been simulated at system level using C language. The system results for a given condition of input voltage, output voltage and load are shown in Fig. 9 . We see that the original architecture employing the traditional pulse frequency modulation is highly tonal in nature all through the frequency range. The proposed architecture with the delta-sigma control loop spreads the tones and has a smoother spectrum. Above IOOWIz the noise droops, unlike in a conventional delta-sigma modulator. This is due to the high frequency pole generated by the charge Using the proposed model of the regulator one can compute the amount of charge delivered by the supply on a cycle-by-cycle basis. This enables us to calculate the average current delivered by the input supply and the overall efficiency of the regulator. Figure 10 Due to the charge pump, a second pole is created in the loop after the quantizer. In order to stabilize the loop, we have added a feed-fonvard path with a gain greater then 1. Simulations showed that the optimum value of this is 4. The loop also uses a dither signal, not shown in the figure.
The delta-sigma loop makes the gain selection more random and thus spreads the tones. The loop also ensures the use of the minimum gain more often and thus makes the system more efficient. It should be mentioned that the delay through the loop is critical, and that will effect the :load and the line response of the regulator.
CIRCUIT DESIGN
The proposed architecture has been designed and is being fabricated in a 0. The comparator structure is shown in Fig. 11 . A resistor ladder sets the voltage levels. The inverters have current sources in them to limit the current flow (power dissipation) through them. is shown in Fig. 13 . We see that the results of the circuit simulations are very similar to those provided by the system simulations in Fig. 9 . 
CONCLUSIONS
This paper described techniques to spread the tones in the burst-mode or pulse-frequency-mode regulators. The simulation results show that we could achieve about 50dB suppression up to 20kHz, and remove the tones from the frequency spectrum. The additional delay through the loop increases the ripple slightly in some cases. The target output voltage may be programmed via a E*PROM to be any voltage from 1 . W to 4V in 0.1V increments. The input voltage range of 2.5V to 5.5V supports the normal LiIon battery discharge cycle.
